Sciweavers

141
Voted
EURODAC
1995
IEEE
133views VHDL» more  EURODAC 1995»
15 years 4 months ago
Tree restructuring approach to mapping problem in cellular-architecture FPGAs
A new technique for mapping combinational circuits to Fine-Grain Cellular-Architecture FPGAs is presented. The proposed tree restructuring algorithm preserves local connectivity a...
Naveen Ramineni, Malgorzata Chrzanowska-Jeske, Nav...
134
Voted
EURODAC
1995
IEEE
182views VHDL» more  EURODAC 1995»
15 years 4 months ago
Delay modelling improvement for low voltage applications
Based on an explicit formulation of delays, an improved model for low voltage operation of CMOS inverter has been derived. Extrinsic and intrinsic effects, such as transistor curr...
Jean Michel Daga, Michel Robert, Daniel Auvergne
VHDL
Top of PageReset Settings