Sciweavers

186
Voted
EURODAC
1995
IEEE
294views VHDL» more  EURODAC 1995»
15 years 7 months ago
A classification of design steps and their verification
Wolfgang Ecker
180
Voted
EURODAC
1995
IEEE
162views VHDL» more  EURODAC 1995»
15 years 7 months ago
ODE: output direct state machine encoding
A somewhat novel approach is presented for determining FSM state codes. Instead of producing an assignment designed to minimise the overall logic of the machine, all Moore outputs...
J. Forrest
174
Voted
EURODAC
1995
IEEE
133views VHDL» more  EURODAC 1995»
15 years 7 months ago
Tree restructuring approach to mapping problem in cellular-architecture FPGAs
A new technique for mapping combinational circuits to Fine-Grain Cellular-Architecture FPGAs is presented. The proposed tree restructuring algorithm preserves local connectivity a...
Naveen Ramineni, Malgorzata Chrzanowska-Jeske, Nav...
VHDL
Top of PageReset Settings