153
Voted
ISLPED
15 years 3 months ago
1995 ACM
When estimating the dynamic power dissipated by a circuit dierent methods ranging from numeric analog simulation to event-driven logic simulation have been proposed. However, as ...
148
Voted
MICRO
15 years 3 months ago
1995 IEEE
Exploitation ofinstruction-levelparallelism is an ejfective mechanism for improving the performance of modern super-scalar/VLIW processors. Various software techniques can be appl...
146
Voted
ISCA
15 years 3 months ago
1995 IEEE
This paper introduces dynamic self-invalidation (DSI), a new technique for reducing cache coherence overhead in shared-memory multiprocessors. DSI eliminates invalidation messages...
141
click to vote
ITC
15 years 3 months ago
1995 IEEE
This paper describes the testing of a chip especially designed to facilitate the evaluation of various test techniques for combinational circuitry. The different test sets and tes...
|