161
click to vote
ARVLSI
15 years 4 months ago
1995 IEEE
Precomputation is a recently proposed logic optimization technique which selectively disables the inputs of a sequential logic circuit, thereby reducing switching activity and pow...
125
Voted
FCCM
15 years 4 months ago
1995 IEEE
FPGA-based synthesis tools require information about behaviour and architectural to make effective use of the limited number of cells typically available. A hardware description l...
103
click to vote
ARVLSI
15 years 4 months ago
1995 IEEE
The task of image acquisition is completely dominated by CCD-based sensors fabricated on specialized process lines. These devices provide an essentially passive means of detecting...
102
Voted
VLSID
15 years 3 months ago
1995 IEEE ARVLSI
15 years 4 months ago
1995 IEEE
This paper presents an architecture for generating a high-speed data pattern with precise edge placement resolution by using the matched delay technique. The technique involves ...
|