288
click to vote
HPCA
16 years 8 months ago
2004 IEEE 
Recent research suggests that there are large variations in a cache's spatial usage, both within and across programs. Unfortunately, conventional caches typically employ fixe...
217
click to vote
HPCA
16 years 8 months ago
2004 IEEE
This paper focuses on generating efficient software pipelined schedules for in-order machines, which we call Converged Trace Schedules. For a candidate loop, we form a string of t...
217
click to vote
HPCA
16 years 8 months ago
2004 IEEE 
Data communications between producer instructions and consumer instructions through memory incur extra delays that degrade processor performance. In this paper, we introduce a new...
214
click to vote
HPCA
16 years 8 months ago
2004 IEEE 
Reducing energy consumption has become one of the major challenges in designing future computing systems. This paper proposes a novel idea of using program counters to predict I/O...
212
click to vote
HPCA
16 years 8 months ago
2004 IEEE 
Modern out-of-order processors tolerate long latency memory operations by supporting a large number of inflight instructions. This is particularly useful in numerical applications...
|
Distributed And Parallel Computing