Sciweavers

VLSID
1994
IEEE
124views VLSI» more  VLSID 1994»
15 years 5 months ago
ILP-Based Scheduling with Time and Resource Constraints in High Level Synthesis
In this paper, we present a formal analysis of the constraints of the scheduling problem, and evaluate the structure of the scheduling polytope described by those constraints. Pol...
Samit Chaudhuri, Robert A. Walker
VLSID
1994
IEEE
151views VLSI» more  VLSID 1994»
15 years 5 months ago
A CORDIC Based Programmable DXT Processor Array
A CORDIC based processor array which can be programmed by switch settings to compute the Discrete Hariley, Cosine or Sine lhnsforms or their inverses is described. Through a novel...
V. K. Anuradha, V. Visvanathan
VLSID
1994
IEEE
108views VLSI» more  VLSID 1994»
15 years 5 months ago
A New Genetic Algorithm for the Channel Routing Problem
Jens Lienig, Krishnaiyan Thulasiraman
VLSID
1994
IEEE
113views VLSI» more  VLSID 1994»
15 years 5 months ago
A Methodology for Architecture Synthesis of Cascaded IIR Filters on TLU FPGAs
In this paper, we propose an architecture synthesis methodolog `to realize cascaded Infinite Impulse Response (IIRJfilter in Table Look Up (TLU) Field Progmmmable Gate A m y s (FP...
G. N. Rathna, S. K. Nandy, K. Parthasarathy
VLSID
1994
IEEE
82views VLSI» more  VLSID 1994»
15 years 5 months ago
High Speed Digital Filtering on SRAM-Based FPGAs
A. Giri, V. Visvanathan, S. K. Nandy, S. K. Ghosha...
VLSI
Top of PageReset Settings