203
click to vote
ICCD
16 years 3 months ago
2004 IEEE 
Research in high-speed interconnect requires physical test to validate circuit models and design assumptions. At multi-Gbit/sec rates, physical implementations require custom circ...
198
Voted
ICCD
16 years 3 months ago
2004 IEEE
Compared are different methods for evaluation of formulas expressing microprocessor correctness in the logic of Equality with Uninterpreted Functions and Memories (EUFM) by transl...
193
Voted
ICCD
16 years 3 months ago
2004 IEEE
Existing schemes for cache energy optimization incorporate a limited degree of dynamic associativity: either direct mapped or full available associativity (say 4-way). In this pap...
187
click to vote
ICCD
16 years 3 months ago
2004 IEEE
This paper presents a novel approach to reducing the complexity of the transient linear circuit analysis for a hybrid structured clock network. Topology reduction is first used to...
187
click to vote
ICCD
16 years 3 months ago
2004 IEEE
A negative effect of ever-shrinking supply and threshold voltages is the larger percentage of total power consumption that comes from leakage current. Several techniques have been...
|
Hardware