Sciweavers

ISPD
2009
ACM
297views Hardware» more  ISPD 2009»
15 years 7 months ago
Physical optimization for FPGAs using post-placement topology rewriting
Val Pevzner, Andrew A. Kennings, Andy Fox
ISPD
2009
ACM
141views Hardware» more  ISPD 2009»
15 years 7 months ago
A faster approximation scheme for timing driven minimum cost layer assignment
As VLSI technology moves to the 65nm node and beyond, interconnect delay greatly limits the circuit performance. As a critical component in interconnect synthesis, layer assignmen...
Shiyan Hu, Zhuo Li, Charles J. Alpert
107
Voted
ISPD
2009
ACM
127views Hardware» more  ISPD 2009»
15 years 7 months ago
Synthesizing a representative critical path for post-silicon delay prediction
Several approaches to post-silicon adaptation require feedback from a replica of the nominal critical path, whose variations are intended to reflect those of the entire circuit a...
Qunzeng Liu, Sachin S. Sapatnekar
ISPD
2009
ACM
127views Hardware» more  ISPD 2009»
15 years 7 months ago
Multi-voltage floorplan design with optimal voltage assignment
Qian Zaichen, Evangeline F. Y. Young
ISPD
2009
ACM
126views Hardware» more  ISPD 2009»
15 years 7 months ago
A new algorithm for simultaneous gate sizing and threshold voltage assignment
Gate sizing and threshold voltage (Vt) assignment are popular techniques for circuit timing and power optimization. Existing methods, by and large, are either sensitivity-driven h...
Yifang Liu, Jiang Hu
Hardware
Top of PageReset Settings