255
click to vote
ICCAD
15 years 11 months ago
1994 IEEE 
Interconnectperformance does not scale well into deep submicron dimensions, and the rising number of analog effects erodes tal abstraction necessary for high levels of integration...
230
click to vote
ICCAD
15 years 11 months ago
1994 IEEE 
In this paper we present an enhanced design flow model that increases the capabilities of a CAD framework to support design activities on hierarchical multi-view design descriptio...
209
click to vote
ICCAD
15 years 11 months ago
1994 IEEE
Several industrial FPGA routing architectures have been shown to have no efficient routing algorithms (unless P=NP) [3,4]. Here, we further investigate if the intractability of th...
205
click to vote
ICCAD
15 years 11 months ago
1994 IEEE 
We examine the implications of a new hazard-free combinational logic synthesis method [8], which generates multiplexor trees from binary decision diagrams (BDDs) -- representation...
205
click to vote
ICCAD
15 years 11 months ago
1994 IEEE 
We present in this paper a novel control synthesis technique for system-level specifications that are better described as a set of concurrent synchronous descriptions, their synch...
|
Hardware