124
Voted
FCCM
15 years 6 months ago
2007 IEEE
We present a low-cost stereo vision implementation suitable for use in autonomous vehicle applications and designed with agricultural applications in mind. This implementation uti...
147
Voted
GLVLSI
15 years 9 months ago
2007 IEEE
We present new timing and congestion driven FPGA placement algorithms with minimal runtime overhead. By predicting the post-routing critical edges and estimating congestion accura...
161
Voted
GLVLSI
15 years 9 months ago
2007 IEEE 147
Voted
ISVLSI
15 years 9 months ago
2007 IEEE
— We present a performance analysis of CoDeL, a highly efficient automated clock gating platform for rapidly developing power efficient hardware architectures. It automatically...
173
Voted
VLSID
16 years 3 months ago
2007 IEEE
We present AHIR, an intermediate representation (IR), that acts as a transition layer between software compilation and hardware synthesis. Such a transition layer is intended to t...
|