121
click to vote
GLVLSI
15 years 6 months ago
2007 IEEE 
We present new timing and congestion driven FPGA placement algorithms with minimal runtime overhead. By predicting the post-routing critical edges and estimating congestion accura...
128
click to vote
GLVLSI
15 years 6 months ago
2007 IEEE 
Multi-Processor System-On-Chip (MPSoC) can provide the performance levels required by high-end embedded applications. However, they do so at the price of an increasing power densi...
GLVLSI
15 years 4 months ago
2007 IEEE 
Reliability modeling and evaluation is expected to be one of the major issues in emerging nano-devices and beyond 22nm CMOS. Such devices would have inherent propensity for gate f...
100
click to vote
GLVLSI
15 years 6 months ago
2007 IEEE
In this paper, two new dual-path based area efficient loop filter circuits are proposed for Charge Pump Phase Locked Loop (CPPLL). The proposed circuits were designed in 0.25µ CS...
|
VLSI