89
Voted
VLSID
16 years 1 months ago
2009 IEEE 
Designing MOS decoupling capacitors (DECAPs) in nanotechnologies provides many challenges due to the existing trade-offs among transient time response behavior, area, and gate lea...
100
Voted
VLSID
16 years 1 months ago
2009 IEEE 
We propose a novel dependable SRAM with 7T cells and their array structure that avoids a half-selection problem. In addition, we introduce a new concept, "quality of a bit (Q...
108
click to vote
VLSID
15 years 7 months ago
2009 IEEE 
Abstract— This paper introduces a fuzzy logic based guidance architecture to a graph grammar framework for automated design of analog circuits. The grammar generates circuit topo...
142
Voted
VLSID
16 years 1 months ago
2009 IEEE 
Many system-level design tasks (e.g. timing analysis, hardware/software partitioning and design space exploration) involve computational kernels that are intractable (usually NP-ha...
100
Voted
VLSID
16 years 1 months ago
2009 IEEE 
The Translation Look-aside Buffer (TLB) is a very important part in the hardware support for virtual memory management implementation of high performance embedded systems. The TLB...
|
VLSI